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Abstract - In high-power adjustable speed motor drives, such as 
those used in electric ship propulsion systems, active filters 
provide a viable solution to mitigating harmonic related issues 
caused by diode or thyristor rectifier front-ends. To handle the 
large compensation currents and provide better thermal 
management, two or more paralleled semiconductor switching 
devices are often used. In this paper, a novel topology is 
proposed where two active filter inverters are connected with 
tapped reactors to share the compensation currents. The 
proposed active filter topology can also produce seven voltage 
levels, which significantly reduces the switching current ripple 
and the size of ripple filters. Based on the joint redundant state 
selection strategy, a current-balancing algorithm is proposed to 
keep the reactor magnetizing current to a minimum. It is shown 
through simulation that the proposed active filter can achieve 
high overall system performance. The system is also 





Adjustable speed motor drives (ASDs) have found 
extensive application in a variety of high-power systems. 
One example is the electric propulsion system used in 
modern naval ships, the power ratings of which can be tens 
of megawatts. Typically the front-ends of such ASDs employ 
a diode or thyristor rectifier. In spite of their simple control 
and robust operation, these devices can result in serious 
power quality issues. They can generate voltage and current 
harmonics that might affect the operation of other devices in 
the same ac system. Conventionally, passive L-C filters are 
used to mitigate harmonic related problems. However, due to 
their large size and inflexibility, passive filters are gradually 
being replaced by active filters that utilize power electronic 
inverters to provide compensation for harmonics [1]. 
Among various active filter configurations, the shunt 
active filter systems have a number of advantages and 
constitute the optimal harmonic filtering solution for ASD 
rectifier front-ends [2]. Compared with the series and hybrid 
configurations, the shunt active filters do not need an 
additional coupling transformer and require much less 
protection and switchgear. They operate as three-phase 
controlled harmonic current sources and are not affected by 
harmonic distortions in supply voltages. In general, the 
ratings of shunt active filters are based on the rms 
compensating current and the rms filter terminal voltage. For 
high-power applications such as ship propulsion systems, the 
large compensation current often requires parallel operation 
of two or more switching devices or active filters. 
In recent years, multilevel converters have shown some 
significant advantages over traditional two-level converters 
[2-3], especially for high power and high voltage 
applications. In addition to their superior output voltage 
quality, they can also reduce voltage stress across switching 
devices. Since the output voltages have multiple levels, lower 
dv/dt is achieved, which greatly alleviates electromagnetic 
interference problems due to high frequency switching. Over 
the years most research work has focused on converters with 
three to five voltage levels [4-5], although topologies with 
very high number of voltage levels were also proposed [6]. In 
general, the more voltage levels a converter has the less 
harmonic and better power quality it provides. However, the 
increase in converter complexity and number of switching 
devices is a major concern for multilevel converter. It has 
been shown that although more voltage levels generally 
mean lower total harmonic distortion (THD), the gain in 
THD is marginal for converters with more than seven levels 
[7]. 
This paper presents a shunt active filter configuration that 
uses tapped reactors for harmonic current sharing. It reduces 
current stress of the switching devices by distributing the 
compensation current between two parallel legs of a H-
bridge topology. It also reduces voltage stress across the 
switches by utilizing a conventional three-level flying 
capacitor topology. Overall, the configuration is capable of 
producing seven distinct voltage levels and thus greatly 




Fig. 1. Phase a of the seven-level active filter topology. 
 
II. ACTIVE FILTER TOPOLOGY 
 
The a-phase of the proposed active filter topology is 
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 shown in Fig. 1.It consists of an H-bridge configuration made 
from three-level flying capacitor branches. Essentially, it is a 
voltage-source-inverter (VSI) with capacitive energy storage 
(Cdc) shared by all three phases. A total of eight switching 
devices are used in each phase. A tapped reactor is used to 
connect the two legs of the H-bridge, and the output terminal 
is at the one-third tap of the reactor. 
 
III. TAPPED REACTOR MODEL 
 
Unlike the center-tapped inter-phase reactor used in [8-
11], the reactor in the proposed topology has a tap terminal at 
its one-third position. For the convenience of analysis, the 
reactor can be divided into two parts. As shown in Fig. 2,  
part one, denoted as L1, consists of the portion from terminal 
1 to the tap and has a number of turns N1 = N; part two, 
denoted as L2, consists of the portion from the tap to terminal 
2 and has a number of turns N2 = 2N. Terminals 1 and 2 are 
defined as the input terminals while the tap terminal is 




Fig. 2. Ideal tapped reactor model. 
 
A. Analysis of an Ideal Tapped Reactor 
 
To derive the relationship between the input voltages and 
the output voltage, an ideal model of the tapped reactor is 
considered first in which there are no losses and no leakage 
flux. The following assumptions are made: 
• The core of the reactor is highly permeable in a 
sense that it requires vanishing small 
magnetomotive force to set up the flux. 
• The core does not exhibit any eddy current or 
hysteresis loss. 
• All the flux is confined in the core so there is no 
leakage flux. 
• The resistance of the reactor is negligible. 
Suppose that voltage v1 and v2, with respect to a common 
ground, are applied to the input terminals 1 and 2 
respectively. The voltage across the two input terminals is 
denoted as v12 = v1 – v2. For this ideal model it is 
straightforward to determine the voltage between the output 










= . (1) 
The voltage at the output terminal with respect to the 




2 vvvvv OO +=+= . (2) 
Each leg of the H-bridge has a voltage-clamping capacitor 
and the voltages at the two input terminals of the reactor can 
be 0, vdc/2, or vdc, where vdc is the nominal voltage of the 
capacitor Cdc. For each phase there are nine different 
switching states, corresponding to nine terminal voltage 
combinations (v1, v2). These combinations can produce a line-
to-ground voltage vO at the output terminal that has seven 
distinct voltage levels, as shown in Table I. 
 
Table I. Voltage relationship for tapped reactors. 
 
State v1 v2 vO 
0 0 0 0 
1 0 vdc/2 vdc/6 
2 vdc/2 0 vdc/3 
2' 0 vdc vdc/3 
3 vdc/2 vdc/2 vdc/2 
4 vdc/2 vdc 2vdc/3 
4' vdc 0 2vdc/3 
5 vdc vdc/2 5vdc/6 
6 vdc vdc vdc 
 
Note that there are two redundant states 2' and 4' that 
produce the same voltage as states 2 and 4, respectively. 
However, these are not desirable because the voltages 
applied across the reactor are twice as in other states. The 
output current is shared by the two legs of the H-bridge, with 
one having one-third of the current and the other having two-
thirds. Therefore, the switching devices can be rated at either 
one-third or two-thirds of the required compensating current 





Fig. 3. Detailed model of the tapped reactor. 
 
B. Non-ideal Reactor Model Analysis 
2263
Authorized licensed use limited to: University of Missouri. Downloaded on January 23, 2009 at 16:32 from IEEE Xplore.  Restrictions apply.
  
The ideal reactor model demonstrates that with three-
voltage levels at the input terminals, the output voltage can 
have seven distinct levels. In practice, winding resistance, 
leakage inductance, and magnetizing inductance should be 
taken into account to obtain more accurate voltage and 
current relationships for the purpose of analysis and 
simulation. 
As shown in Fig. 3, the detailed reactor model consists of 
two inductors that are coupled via a common core. The 
following quantities are defined: 
 
N1, N2: number of turns of each inductor, N1 = N, N2 = 2N 
r1, r2: winding resistance 
Ll1, Ll2: leakage inductance 
Lm1, Lm2: self inductances 
M: mutual inductance between the two inductors 
 
For simplification, it is reasonable to assume that the 
winding resistance and leakage inductance of an inductor are 











It can be shown that the relationship between the self 
inductances and mutual inductance is 
 MLML mm 22 21
== . (4) 
 
Let the current through inductor L1 be i1 and the current 








diLv lO +++= , (5) 
 
and the voltage across L2 is 





diLv lO +++= . (6) 
By Kirchhoff’s voltage and current laws, (5) and (6) can 































If Ll and r are negligible one would obtain the same 














































Equations (7) and (8) can be used to build a detailed 
model of a tapped reactor for simulation. It should be noted 
that since the output terminal is always connected to another 
inductor, the three currents i1, i2 and io are not independent 
and only two of them can be chosen as system states. 
 
C. Active Filter Interface 
 
As shown in Fig. 4, the active filter is connected to the 
power system via a three-phase inductor Lf. The filtering 
function is achieved by injecting a compensating harmonic 
current into the point of common coupling of the utility-load 
interface, which in this case is the secondary side of the 
rectifier load transformer. The reference harmonic currents 
are extracted from the load currents so that the sum of the 
load currents and the injection currents has a total harmonic 
distortion that meets the required specifications. The seven-
level inverter can produce an output voltage that contains 
much less switching frequency ripple than a conventional 
two-level inverter, thus the generated injection currents are 
smoother. In addition, the size of the switching frequency 




Fig. 4. Active filter connection to a shipboard power system. 
 
IV. ACTIVE FILTER CONTROL 
 
To effectively compensate the load harmonic currents, the 
active filter controller should be designed to meet the 
following three goals: 
• Extract and inject load harmonic currents 
• Maintain a constant dc capacitor voltage 
• Avoid generating or absorbing reactive power 
with fundamental frequency components 
 
A. Harmonic Current Extraction 
 
For diode or thyristor rectifier loads, the most common 
harmonic currents are of the 5th, 7th, 11th, and 13th order. 
Although a high-pass filter can be used to extract these 
components directly from the line currents, it is not feasible 
to obtain high attenuation at the fundamental frequency due 
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 to the high current amplitude. The synchronous q-d reference 
frame controller developed for shunt active filter systems is 
used to generate the reference compensating current [12]. As 
shown in Fig. 5, the load phase currents (iaL, ibL, and icL) are 
first transformed into the synchronous reference frame to 
obtain iqL and idL. Low-pass filters are then used to extract the 
dc components, which correspond to the fundamental 
frequency components in the load currents. High-pass filters 
are implemented by removing the extracted dc components 
from iqL and idL. 
 
B. DC Capacitor Voltage Control 
 
For the active filter to operate effectively it is important to 
maintain the dc capacitor voltage at a constant value. Since 
the active filter topology is essentially identical to that of an 
active rectifier, similar control strategies for the active 
rectifier are applicable. 
The dc capacitor voltage is directly affected by the real 
power transferred across the active filter. To keep the voltage 
constant, ideally no real power should be transferred. 
However, due to losses in switching devices and other 
components, a small amount of real power is needed. In the 
synchronous reference frame with the q-axis aligned with the 
voltage at the point of common coupling, the real power 
transferred can be expressed as 
 qfqsivP 2
3
= , (9) 
which means that by adjusting the q-axis filter current the 
real power can be effectively controlled. The controller 




Fig. 5. Active filter control diagram. 
 
C. Reactive Power Control 
 
In most cases the active filter is rated based on the 
harmonic components. Although the active filter is capable 
of generating or absorbing reactive power, it is not intended 
to be used as a reactive power compensator. Therefore, a 
unity power factor for fundamental frequency components is 
required at the active filter terminals. Since the reactive 
power can be expressed as 
 dfqsivQ 2
3
= , (10) 
this goal can be achieved by keeping the d-axis current at 
zero, as shown in Fig. 5. The combined control of dc 
capacitor voltage and reactive power uniquely determines the 
fundamental frequency component of the active filter output 
current. This current is then superimposed onto the 
commanded harmonic currents, and the commanded filter 
currents *afi , 
*
bfi  and *cfi  can be obtained. 
 
D. Harmonic Current Regulator 
 
A current regulator is needed to generate the commanded 
compensation current. Generally, a hysteresis control 
provides fast response and is suitable for non-sinusoidal 
current tracking. However, it suffers from some serious 
disadvantages such as variable switching frequency and 
phase interaction problems [1]. In addition, to fully take 
advantage of the benefits of a multilevel converter, a current 
regulator that uses a voltage-source PWM modulation is 
desirable. 
In this paper, a predictive current regulator is implemented 
to track the harmonic currents. Given the system voltages 
and filter inductor currents, the required a-phase filter 













where t∆  is the switching period, asvˆ  is the predicted source 
voltage and can be calculated as 
 )]()([5.1)(ˆ ttvtvttvv asasasas ∆−−∆+= , (12) 
and *aˆfi  is the predicted reference harmonic current 
 )]()([2)(ˆ **** ttitittii afafafaf ∆−−∆+= . (13) 
For accurate current tracking, the prediction takes into 
account the controller delay due to data acquisition and 
calculation. The active filter interface inductance Lf can be 
estimated online. 
 
E. Multilevel Voltage Modulation 
 
Once the commanded voltages *afv , 
*
bfv  and 
*
cfv  are 
calculated, the next step is to determine the switching signals 
that generate these voltages. The active filter can generate 
seven distinct voltage levels (0 to 6). The immediate levels 
below and above *afv  can be determined by 
 1)int( +== aaama lluldll , (14) 












d . (15) 
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 all  should be limited in the range from 0 to 5. 
The switching time is then calculated as 
 ( ) tlldt aama ∆−= . (16) 
To generate *afv  in a switching period t∆ , the active filter 
should generate voltage level aul  for time duration at , and 
generate level all  for duration att −∆ . 
To generate a specific output voltage level, Table I is first 
used to determine the voltage levels that should be applied to 
the reactor input terminals. Switching signals can then be 
determined for the two flying-capacitor converter legs to 
generate the required voltage levels. 
 
V. MAGNETIZING CURRENT MINIMIZATION 
 
A. Reactor Magnetizing Currents 
 
The current through the reactor consists of two 
components. One is the compensating current that flows out 
of the center tap and is shared by the two parts of the reactor. 
The other is the magnetizing current that is generated when a 
dc voltage is applied across the reactor input terminals. The 
magnetizing current does not contribute to the filtering 
function and should be minimized to reduce current ratings 
of the switching devices and to avoid reactor saturation. 
Ideally, the magnetizing current has a zero dc component. In 
practice, however, the dc current tends to drift away from 
zero if uncontrolled because of the differences in component 
parameters and controller errors. Therefore, it is necessary to 
monitor and control the magnetizing currents of the three-
phase reactor so that its value is within the required range. 
Let the magnetizing current in phase a be i
am
, then the 















Either equation can be used to calculate the magnetizing 
current. 
 
B. Magnetizing Current Minimization 
 
The magnetizing current can be minimized by balancing 
the voltage applied across the tapped reactor. Among the 
seven switching states in Table I, states (0, 0), (vdc/2, vdc/2), 
and (vdc, vdc) have no effect on the magnetizing current, while 
the other four states can either increase or decrease the 
magnetizing current. Since states 2' and 4' are not used, there 
is no usable per-phase redundant state. Thus, the magnetizing 
current of each phase cannot be adjusted independently. In 
this paper, a technique similar to the joint-phase redundant 
states selection (JRSS) method proposed in [7] is used to 
minimize the magnetizing currents. 
The concept behind JRSS is that for a three-phase 
inverter, the line-to-ground voltages of all phases may be 
changed simultaneously without affecting the load voltages 
since the terms that are common in all phases will cancel 
when looking at the line-to-neutral voltages or line-to-line 
voltages. 
The current minimization procedure is as follows. At the 
beginning of each switching period, the magnetizing current 
for each phase is calculated. Suppose the commanded voltage 
levels are si, where i = a, b, c, and 60 ≤≤ is . The number of 
available joint redundant states is 
 )max(6)min( ii ssk −+= . (18) 
Each redundant state specifies the three-phase active filter 
voltage levels. Based on Table I, the voltage applied across 
the reactor for each phase, and whether the magnetizing 
current increases, decreases, or does not change can be 
determined. If the magnetizing inductance Lm is known, the 








=∆ , (19) 
where δt is the duration of the state. The switching state that 
results in the minimum three-phase total magnetizing current 
is selected. 
 
VI. SIMULATION RESULTS 
 
Numerical simulations have been conducted to validate the 
proposed topology. The example system has a rated line-to-
line voltage of 306 V and a three-phase six-pulse diode 
rectifier with a 50 Ω dc load. The rated dc capacitor voltage 
of the active filter is 500 V. The three-phase tapped reactor 
has a leakage inductance of Ll =  50 µH, winding resistance r 
= 0.1 Ω, and mutual inductance M = 100 mH. The active 
filter interface inductance is 1 mH. 
Figs. 6 and 7 show the a-phase operation of the active 
filter with the rectifier load. As can be seen, the load current 
i
aL contains a significant amount of harmonics. The active 
filter produces multilevel voltages that generate a current i
af 
to cancel the harmonic contents. The compensated source 
current i
as
 contains much less harmonics than i
aL. It can be 
seen that there are periodical spikes in the compensated 
current, which is a result of the predictive current regulation. 
These spikes are high frequency components and can be 
removed by passive filters. 
The effectiveness of the magnetizing current control is 
illustrated in Fig. 8. The top part of Fig. 8 shows whether the 
JRSS current balancing algorithm is turned on or off, and the 
bottom part shows the magnetizing current in phase a. 
Initially the balancing is on and it can be seen that the 
magnetizing current is kept within a small range with a very 
low dc component. At time t = t
off, the balancing algorithm is 
turned off, and the magnetizing current drifts away from zero 
and keeps decreasing. In practice a large magnetizing current 
can cause the iron core to saturate and eventually damage the 
reactor and switching devices. When the balancing method is 
turned on again at t = t
on
, the magnetizing current returns to 
its minimum value. Similar results are obtained for phase b 
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 and phase c. 
 
 












In this paper, tapped reactors are used for the parallel 
operation of active filters. The proposed topology can 
achieve seven output voltage levels and significantly reduce 
switching frequency harmonics. A detailed model of the 
tapped reactor is analyzed to show the relationship between 
reactor input and output voltages. To minimize reactor 
magnetizing currents, a joint redundant state selection 
method is used to balance the voltage across the reactor. 
Simulation results confirm the effectiveness of the proposed 
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